PTC/SB/084(10-01)
Approved for use through 10/31/2002, OAIB 651-0031
if 3 Tredemat Office: U.S. DEPARTMENT OF COMMERCE
rmation unless it contains a valid QUB control number. Substitute (2) rm 1449A/PTO
INFORMATION DISCLOSURE
STATEMENT BY APPLICANT Complete If Known Applicati n Number 10/763136 January 22, 2004 Filing Date many sheets as necessary) Forbes, Leonard **First Named Inventor** Unknown **Group Art Unit Examiner Name** Nguyen, Tuan Attorney Docket No: 303.588US3 Sheet 1 of 4

	US PATENT DOCUMENTS						
Examiner Initial *	USP Document Number	Publication Date	Name of Patentee or Applicant of cited Document	Class	Subclass	Filing Date If Appropriate	
Du	US- 2003/0235075 A1	12/25/2003	Forbes, L.	365	177	06/21/2002	
	US- 2003/0235077 A1	12/25/2003	Forbes, L.	365	185.05	06/21/2002	
	US- 2003/0235081 A1	12/25/2003	Forbes, L.	365	185.28	06/21/2002	
Bu	US- 2003/0235085 A1	12/25/2003	Forbes, L.	365	189.09	06/21/2002	
The	US-3,805,130	04/16/1974	Yamazaki, S.	317	235B	07/03/1973	
	US-4,173,766	11/06/1979	Hayes, James A.	357	23	09/16/1977	
	US-4,661,833	04/01/1987	Mizutani, Yoshihisa	365	185.01	10/29/1985	
	US-4,939,559	07/03/1990	DiMaria, , et al.	357	23.5	04/01/1986	
	US-5,298,447	03/29/1994	Hong, G.	437	43	07/22/1993	
	US-5,493,141	02/20/1996	Ricco, B., et al.	257	321	04/21/1994	
	US-5,740,104	04/14/1998	Forbes, Leonard	365	185.03	01/29/1997	
	US-5,768,192	06/16/1998	Eitan, Boaz	365	185.24	07/23/1996	
	US-5,781,477	07/14/1998	Rinerson, Darrell D., et al.	365	185.29	02/23/1996	
	US-5,959,896	09/28/1999	Forbes, L.	365	185.33	02/27/1998	
	US-6,038,168	03/14/2000	Allen, A. J., et al.	365	185.07	06/26/1998	
	US-6,191,445	02/20/2001	Fujiwara, I.	257	321	11/04/1998	
	US-6,229,733	05/08/2001	Male, B.	365	185.18	12/30/1999	
	US-6,469,352	10/22/2002	Ohshima, K., et al.	257	355	06/20/2001	
	US-6,521,958	02/18/2003	Forbes, L., et al.	257	391	08/26/1999	
	US-6,577,263	06/10/2003	Saito, Y.	341	155	10/30/2002	
	US-6,614,693	09/02/2003	Lee, J., et al.	365	185.29	03/19/2002	
Tan	US-6,700,821	03/02/2004	Forbes, L., et al.	365	189.01	08/08/2001	

FOREIGN PATENT DOCUMENTS						
Examiner Initials*	Foreign Document No	Publication Date	Name of Patentee or Applicant of cited Document	Class	Subclass	T ²

OTHER DOCUMENTS NON PATENT LITERATURE DOCUMENTS						
Examiner Initials*	Cite No 1	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published.	T²			
Ton		"MT28F002B5 Flash Memory Data Sheet", Micron Technology, Inc., (Jan				

EXAMINER	Tuan	Nguyen
		(7 -0

DATE CONSIDERED

PTO/SB/064(10-01)
Approved for use through 10/31/2002, OMB 651-0031
US Patent & Trademinh Office: U.S. DEPARTMENT OF COMMERCE
an of Information unless it contains a valid OMB control in when

Substitute for form 1449A/PTO	Complete If Known			
INFORMATION DISCLOSURE STATEMENT BY APPLICANT	Application Numb r	10/763136		
(Use as many sheels as necessary)	Filing Dat	January 22, 2004		
	First Named Invent r	Forbes, Leonard		
	Group Art Unit	Unknown		
	Examiner Name	Nguyen, Tuan		
Charl 2 of A	Attorney Docket No: 3	03.588US3		
Sheet 2 of 4				

Examiner Initials* Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the ltem (book, magazine, journal, serial, symposium, catalog, etc.), date, pack, volume-issue number(s), publisher, city and/or country where published. 2000), ADLER, E., et al., "The Evolution of IBM CMOS DRAM Technology", IBM Journal of Research & Development, 39(1-2), (January-March 1995), 167-188 DEKEERSMAECKER, R., et al., "Electron Trapping and Detrapping Characteristics of Arsenic-Implanted SiO(2) Layers", J. Appl. Phys., 51, (Feb. 1980), 1085-1101 DIMARIA, D., et al., "Capture and Emission of Electrons at 2.4-eV-Deep Trap Level in SiO(2) Films", Physical Review B, 11, (June 1975), 5023-5030 DIMARIA, D., et al., "Enhanced Conduction and Minimized Charge Trapping in Electrically Alterable Read-Only Memories Using Off-Stoichiometric Silicon Dioxide Films", J. Appl. Phys., 55, (April 1984), 3000-3019 EITAN, BOAZ, "NROM: A Novel Localized Trapping, 2-Bit Nonvolatile Memory Cell", IEEE Electron Device Letters, 21(11), (November 2000),543-545 FISCHETTI, M. V., et al., "The effect of gate metal and SiO2 thickness on the generation of donor states at the Si-SiO2 interface", Journal of Applied Physics, vol. 57, no. 2, (January 1985),418-424 FORBES, L., et al., "Thermal Re-Emission of Trapped Hot Electrons in NMOS Transistors", IEEE Trans. on Electron Devices, 38, (Dec. 1991),2712 HANAFI, H., et al., "Fast and Long Retention-Time Nano-Crystal Memory", IEEE Trans. on Electron Devices, 43, (Sept. 1996),1553-1558 HORI, T., et al., "A MOSFET with Si-Implanted Gate-SiO(2) Insulator for Nonvolatile Memory Applications", Int! Electron Devices Meeting: Technical Digest, San Francisco, CA, (Dec. 1992),469-472 HSU, C., et al., "Observation of Threshold Oxide Electric Field for Trap Generation in Oxide Films on Silicon", J. Appl. Phys., 63, (June 1988),5882-5884 HUNTLEY, D., et al., "Tunneling and Thermal Emission of Electrons at Room Temperature and Above from a Distribution of Deep Traps in Si
ADLER, E., et al., "The Evolution of IBM CMOS DRAM Technology", IBM Journal of Research & Development, 39(1-2), (January-March 1995),167-188 DEKEERSMAECKER, R., et al., "Electron Trapping and Detrapping Characteristics of Arsenic-Implanted SiO(2) Layers", J. Appl. Phys., 51, (Feb. 1980),1085-1101 DIMARIA, D., et al., "Capture and Emission of Electrons at 2.4-eV-Deep Trap Level in SiO(2) Films", Physical Review B, 11, (June 1975),5023-5030 DIMARIA, D., et al., "Enhanced Conduction and Minimized Charge Trapping in Electrically Alterable Read-Only Memories Using Off-Stoichiometric Silicon Dioxide Films", J. Appl. Phys., 55, (April 1984),3000-3019 EITAN, BOAZ, "NROM: A Novel Localized Trapping, 2-Bit Nonvolatile Memory Cell", IEEE Electron Device Letters, 21(11), (November 2000),543-545 FISCHETTI, M. V., et al., "The effect of gate metal and SiO2 thickness on the generation of donor states at the Si-SiO2 interface", Journal of Applied Physics, vol. 57, no. 2, (January 1985),418-424 FORBES, L., et al., "Thermal Re-Emission of Trapped Hot Electrons in NMOS Transistors", IEEE Trans. on Electron Devices, 38, (Dec. 1991),2712 HANAFI, H., et al., "Fast and Long Retention-Time Nano-Crystal Memory", IEEE Trans. on Electron Devices, 43, (Sept. 1996),1553-1558 HORI, T., et al., "A MOSFET with Si-Implanted Gate-SiO(2) Insulator for Nonvolatile Memory Applications", Int'l Electron Devices Meeting: Technical Digest, San Francisco, CA, (Dec. 1992),469-472 HSU, C., et al., "Observation of Threshold Oxide Electric Field for Trap Generation in Oxide Films on Silicon", J. Appl. Phys., 63, (June 1988),5882-5884 HUNTLEY, D., et al., "Tunneling and Thermal Emission of Electrons at Room Temperature and Above from a Distribution of Deep Traps in SiO2", Proc. Int'l
Journal of Research & Development, 39(1-2), (January-March 1995),167-188 DEKEERSMAECKER, R., et al., "Electron Trapping and Detrapping Characteristics of Arsenic-Implanted SiO(2) Layers", J. Appl. Phys., 51, (Feb. 1980),1085-1101 DIMARIA, D., et al., "Capture and Emission of Electrons at 2.4-eV-Deep Trap Level in SiO(2) Films", Physical Review B, 11, (June 1975),5023-5030 DIMARIA, D., et al., "Enhanced Conduction and Minimized Charge Trapping in Electrically Alterable Read-Only Memories Using Off-Stoichiometric Silicon Dioxide Films", J. Appl. Phys., 55, (April 1984),3000-3019 EITAN, BOAZ, "NROM: A Novel Localized Trapping, 2-Bit Nonvolatile Memory Cell", IEEE Electron Device Letters, 21(11), (November 2000),543-545 FISCHETTI, M. V., et al., "The effect of gate metal and SiO2 thickness on the generation of donor states at the Si-SiO2 interface", Journal of Applied Physics, vol. 57, no. 2, (January 1985),418-424 FORBES, L., et al., "Thermal Re-Emission of Trapped Hot Electrons in NMOS Transistors", IEEE Trans. on Electron Devices, 38, (Dec. 1991),2712 HANAFI, H., et al., "Fast and Long Retention-Time Nano-Crystal Memory", IEEE Trans. on Electron Devices, 43, (Sept. 1996),1553-1558 HORI, T., et al., "A MOSFET with Si-Implanted Gate-SiO(2) Insulator for Nonvolatile Memory Applications", Int'l Electron Devices Meeting: Technical Digest, San Francisco, CA, (Dec. 1992),469-472 HSU, C., et al., "Observation of Threshold Oxide Electric Field for Trap Generation in Oxide Films on Silicon", J. Appl. Phys., 63, (June 1988),5882-5884 HUNTLEY, D., et al., "Deep Traps in Quartz and Their Use for Optical Dating", Canadian J. Physics, 74, (March/April 1996),81-91 HWANG, N., et al., "Tunneling and Thermal Emission of Electrons at Room Temperature and Above from a Distribution of Deep Traps in SiO2", Proc. Int'l
DEKEERSMAECKER, R. , et al., "Electron Trapping and Detrapping Characteristics of Arsenic-Implanted SiO(2) Layers". J. Appl. Phys., 51, (Feb. 1980),1085-1101 DIMARIA, D. , et al., "Capture and Emission of Electrons at 2.4-eV-Deep Trap Level in SiO(2) Films", Physical Review B. 11, (June 1975),5023-5030 DIMARIA, D. , et al., "Enhanced Conduction and Minimized Charge Trapping in Electrically Alterable Read-Only Memories Using Off-Stoichiometric Silicon Dioxide Films", J. Appl. Phys., 55, (April 1984),3000-3019 EITAN, BOAZ , "NROM: A Novel Localized Trapping, 2-Bit Nonvolatile Memory Cell", IEEE Electron Device Letters, 21(11), (November 2000),543-545 FISCHETTI, M. V., et al., "The effect of gate metal and SiO2 thickness on the generation of donor states at the Si-SiO2 interface", Journal of Applied Physics, vol. 57, no. 2, (January 1985),418-424 FORBES, L., et al., "Thermal Re-Emission of Trapped Hot Electrons in NMOS Transistors", IEEE Trans. on Electron Devices, 38, (Dec. 1991),2712 HANAFI, H., et al., "Fast and Long Retention-Time Nano-Crystal Memory", IEEE Trans. on Electron Devices, 43, (Sept. 1996),1553-1558 HORI, T., et al., "A MOSFET with Si-Implanted Gate-SiO(2) Insulator for Nonvolatile Memory Applications", Int'I Electron Devices Meeting: Technical Digest, San Francisco, CA, (Dec. 1992),469-472 HSU, C., et al., "Observation of Threshold Oxide Electric Field for Trap Generation in Oxide Films on Silicon", J. Appl. Phys., 63, (June 1988),5882-5884 HUNTLEY, D., et al., "Deep Traps in Quartz and Their Use for Optical Dating", Canadian J. Physics, 74, (March/April 1996),81-91 HWANG, N., et al., "Tunneling and Thermal Emission of Electrons at Room Temperature and Above from a Distribution of Deep Traps in SiO2", Proc. Int'I
DEKEERSMAECKER, R. , et al., "Electron Trapping and Detrapping Characteristics of Arsenic-Implanted SiO(2) Layers". J. Appl. Phys., 51, (Feb. 1980),1085-1101 DIMARIA, D. , et al., "Capture and Emission of Electrons at 2.4-eV-Deep Trap Level in SiO(2) Films", Physical Review B. 11, (June 1975),5023-5030 DIMARIA, D. , et al., "Enhanced Conduction and Minimized Charge Trapping in Electrically Alterable Read-Only Memories Using Off-Stoichiometric Silicon Dioxide Films", J. Appl. Phys., 55, (April 1984),3000-3019 EITAN, BOAZ , "NROM: A Novel Localized Trapping, 2-Bit Nonvolatile Memory Cell", IEEE Electron Device Letters, 21(11), (November 2000),543-545 FISCHETTI, M. V., et al., "The effect of gate metal and SiO2 thickness on the generation of donor states at the Si-SiO2 interface", Journal of Applied Physics, vol. 57, no. 2, (January 1985),418-424 FORBES, L., et al., "Thermal Re-Emission of Trapped Hot Electrons in NMOS Transistors", IEEE Trans. on Electron Devices, 38, (Dec. 1991),2712 HANAFI, H., et al., "Fast and Long Retention-Time Nano-Crystal Memory", IEEE Trans. on Electron Devices, 43, (Sept. 1996),1553-1558 HORI, T., et al., "A MOSFET with Si-Implanted Gate-SiO(2) Insulator for Nonvolatile Memory Applications", Int'I Electron Devices Meeting: Technical Digest, San Francisco, CA, (Dec. 1992),469-472 HSU, C., et al., "Observation of Threshold Oxide Electric Field for Trap Generation in Oxide Films on Silicon", J. Appl. Phys., 63, (June 1988),5882-5884 HUNTLEY, D., et al., "Deep Traps in Quartz and Their Use for Optical Dating", Canadian J. Physics, 74, (March/April 1996),81-91 HWANG, N., et al., "Tunneling and Thermal Emission of Electrons at Room Temperature and Above from a Distribution of Deep Traps in SiO2", Proc. Int'I
1980),1085-1101 DIMARIA, D., et al., "Capture and Emission of Electrons at 2.4-eV-Deep Trap Level in SiO(2) Films", Physical Review B, 11, (June 1975),5023-5030 DIMARIA, D., et al., "Enhanced Conduction and Minimized Charge Trapping in Electrically Alterable Read-Only Memories Using Off-Stoichiometric Silicon Dioxide Films", J. Appl. Phys., 55, (April 1984),3000-3019 EITAN, BOAZ, "NROM: A Novel Localized Trapping, 2-Bit Nonvolatile Memory Cell", IEEE Electron Device Letters, 21(11), (November 2000),543-545 FISCHETTI, M. V., et al., "The effect of gate metal and SiO2 thickness on the generation of donor states at the Si-SiO2 interface", Journal of Applied Physics, vol. 57, no. 2, (January 1985),418-424 FORBES, L., et al., "Thermal Re-Emission of Trapped Hot Electrons in NMOS Transistors", IEEE Trans. on Electron Devices, 38, (Dec. 1991),2712 HANAFI, H., et al., "Fast and Long Retention-Time Nano-Crystal Memory", IEEE Trans. on Electron Devices, 43, (Sept. 1996),1553-1558 HORI, T., et al., "A MOSFET with Si-Implanted Gate-SiO(2) Insulator for Nonvolatile Memory Applications", Int'l Electron Devices Meeting: Technical Digest, San Francisco, CA,(Dec. 1992),469-472 HSU, C., et al., "Observation of Threshold Oxide Electric Field for Trap Generation in Oxide Films on Silicon", J. Appl. Phys., 63, (June 1988),5882-5884 HUNTLEY, D., et al., "Deep Traps in Quartz and Their Use for Optical Dating", Canadian J. Physics, 74, (March/April 1996),81-91 HWANG, N., et al., "Tunneling and Thermal Emission of Electrons at Room Temperature and Above from a Distribution of Deep Traps in SiO2", Proc. Int'l
1980),1085-1101 DIMARIA, D., et al., "Capture and Emission of Electrons at 2.4-eV-Deep Trap Level in SiO(2) Films", Physical Review B, 11, (June 1975),5023-5030 DIMARIA, D., et al., "Enhanced Conduction and Minimized Charge Trapping in Electrically Alterable Read-Only Memories Using Off-Stoichiometric Silicon Dioxide Films", J. Appl. Phys., 55, (April 1984),3000-3019 EITAN, BOAZ, "NROM: A Novel Localized Trapping, 2-Bit Nonvolatile Memory Cell", IEEE Electron Device Letters, 21(11), (November 2000),543-545 FISCHETTI, M. V., et al., "The effect of gate metal and SiO2 thickness on the generation of donor states at the Si-SiO2 interface", Journal of Applied Physics, vol. 57, no. 2, (January 1985),418-424 FORBES, L., et al., "Thermal Re-Emission of Trapped Hot Electrons in NMOS Transistors", IEEE Trans. on Electron Devices, 38, (Dec. 1991),2712 HANAFI, H., et al., "Fast and Long Retention-Time Nano-Crystal Memory", IEEE Trans. on Electron Devices, 43, (Sept. 1996),1553-1558 HORI, T., et al., "A MOSFET with Si-Implanted Gate-SiO(2) Insulator for Nonvolatile Memory Applications", Int'l Electron Devices Meeting: Technical Digest, San Francisco, CA,(Dec. 1992),469-472 HSU, C., et al., "Observation of Threshold Oxide Electric Field for Trap Generation in Oxide Films on Silicon", J. Appl. Phys., 63, (June 1988),5882-5884 HUNTLEY, D., et al., "Deep Traps in Quartz and Their Use for Optical Dating", Canadian J. Physics, 74, (March/April 1996),81-91 HWANG, N., et al., "Tunneling and Thermal Emission of Electrons at Room Temperature and Above from a Distribution of Deep Traps in SiO2", Proc. Int'l
Level in SiO(2) Films", Physical Review B, 11, (June 1975),5023-5030 DIMARIA, D., et al., "Enhanced Conduction and Minimized Charge Trapping in Electrically Alterable Read-Only Memories Using Off-Stoichiometric Silicon Dioxide Films", J. Appl. Phys., 55, (April 1984),3000-3019 EITAN, BOAZ, "NROM: A Novel Localized Trapping, 2-Bit Nonvolatile Memory Cell", IEEE Electron Device Letters, 21(11), (November 2000),543-545 FISCHETTI, M. V., et al., "The effect of gate metal and SiO2 thickness on the generation of donor states at the Si-SiO2 interface", Journal of Applied Physics, vol. 57, no. 2, (January 1985),418-424 FORBES, L., et al., "Thermal Re-Emission of Trapped Hot Electrons in NMOS Transistors", IEEE Trans. on Electron Devices, 38, (Dec. 1991),2712 HANAFI, H., et al., "Fast and Long Retention-Time Nano-Crystal Memory", IEEE Trans. on Electron Devices, 43, (Sept. 1996),1553-1558 HORI, T., et al., "A MOSFET with Si-Implanted Gate-SiO(2) Insulator for Nonvolatile Memory Applications", Int'l Electron Devices Meeting: Technical Digest, San Francisco, CA, (Dec. 1992),469-472 HSU, C., et al., "Observation of Threshold Oxide Electric Field for Trap Generation in Oxide Films on Silicon", J. Appl. Phys., 63, (June 1988),5882-5884 HUNTLEY, D., et al., "Deep Traps in Quartz and Their Use for Optical Dating", Canadian J. Physics, 74, (March/April 1996),81-91 HWANG, N., et al., "Tunneling and Thermal Emission of Electrons at Room Temperature and Above from a Distribution of Deep Traps in SiO2", Proc. Int'l
DIMARIA, D., et al., "Enhanced Conduction and Minimized Charge Trapping in Electrically Alterable Read-Only Memories Using Off-Stoichiometric Silicon Dioxide Films", J. Appl. Phys., 55, (April 1984),3000-3019 EITAN, BOAZ, "NROM: A Novel Localized Trapping, 2-Bit Nonvolatile Memory Cell", IEEE Electron Device Letters, 21(11), (November 2000),543-545 FISCHETTI, M. V., et al., "The effect of gate metal and SiO2 thickness on the generation of donor states at the Si-SiO2 interface", Journal of Applied Physics, vol. 57, no. 2, (January 1985),418-424 FORBES, L., et al., "Thermal Re-Emission of Trapped Hot Electrons in NMOS Transistors", IEEE Trans. on Electron Devices, 38, (Dec. 1991),2712 HANAFI, H., et al., "Fast and Long Retention-Time Nano-Crystal Memory", IEEE Trans. on Electron Devices, 43, (Sept. 1996),1553-1558 HORI, T., et al., "A MOSFET with Si-Implanted Gate-SiO(2) Insulator for Nonvolatile Memory Applications", Int'l Electron Devices Meeting: Technical Digest, San Francisco, CA, (Dec. 1992),469-472 HSU, C., et al., "Observation of Threshold Oxide Electric Field for Trap Generation in Oxide Films on Silicon", J. Appl. Phys., 63, (June 1988),5882-5884 HUNTLEY, D., et al., "Deep Traps in Quartz and Their Use for Optical Dating", Canadian J. Physics, 74, (March/April 1996),81-91 HWANG, N., et al., "Tunneling and Thermal Emission of Electrons at Room Temperature and Above from a Distribution of Deep Traps in SiO2", Proc. Int'l
DIMARIA, D., et al., "Enhanced Conduction and Minimized Charge Trapping in Electrically Alterable Read-Only Memories Using Off-Stoichiometric Silicon Dioxide Films", J. Appl. Phys., 55, (April 1984),3000-3019 EITAN, BOAZ, "NROM: A Novel Localized Trapping, 2-Bit Nonvolatile Memory Cell", IEEE Electron Device Letters, 21(11), (November 2000),543-545 FISCHETTI, M. V., et al., "The effect of gate metal and SiO2 thickness on the generation of donor states at the Si-SiO2 interface", Journal of Applied Physics, vol. 57, no. 2, (January 1985),418-424 FORBES, L., et al., "Thermal Re-Emission of Trapped Hot Electrons in NMOS Transistors", IEEE Trans. on Electron Devices, 38, (Dec. 1991),2712 HANAFI, H., et al., "Fast and Long Retention-Time Nano-Crystal Memory", IEEE Trans. on Electron Devices, 43, (Sept. 1996),1553-1558 HORI, T., et al., "A MOSFET with Si-Implanted Gate-SiO(2) Insulator for Nonvolatile Memory Applications", Int'l Electron Devices Meeting: Technical Digest, San Francisco, CA, (Dec. 1992),469-472 HSU, C., et al., "Observation of Threshold Oxide Electric Field for Trap Generation in Oxide Films on Silicon", J. Appl. Phys., 63, (June 1988),5882-5884 HUNTLEY, D., et al., "Deep Traps in Quartz and Their Use for Optical Dating", Canadian J. Physics, 74, (March/April 1996),81-91 HWANG, N., et al., "Tunneling and Thermal Emission of Electrons at Room Temperature and Above from a Distribution of Deep Traps in SiO2", Proc. Int'l
Electrically Alterable Read-Only Memories Using Off-Stoichiometric Silicon Dioxide Films", J. Appl. Phys., 55, (April 1984),3000-3019 EITAN, BOAZ, "NROM: A Novel Localized Trapping, 2-Bit Nonvolatile Memory Cell", IEEE Electron Device Letters, 21(11), (November 2000),543-545 FISCHETTI, M. V., et al., "The effect of gate metal and SiO2 thickness on the generation of donor states at the Si-SiO2 interface", Journal of Applied Physics, vol. 57, no. 2, (January 1985),418-424 FORBES, L., et al., "Thermal Re-Emission of Trapped Hot Electrons in NMOS Transistors", IEEE Trans. on Electron Devices, 38, (Dec. 1991),2712 HANAFI, H., et al., "Fast and Long Retention-Time Nano-Crystal Memory", IEEE Trans. on Electron Devices, 43, (Sept. 1996),1553-1558 HORI, T., et al., "A MOSFET with Si-Implanted Gate-SiO(2) Insulator for Nonvolatile Memory Applications", Int'l Electron Devices Meeting: Technical Digest, San Francisco, CA,(Dec. 1992),469-472 HSU, C., et al., "Observation of Threshold Oxide Electric Field for Trap Generation in Oxide Films on Silicon", J. Appl. Phys., 63, (June 1988),5882-5884 HUNTLEY, D., et al., "Deep Traps in Quartz and Their Use for Optical Dating", Canadian J. Physics, 74, (March/April 1996),81-91 HWANG, N., et al., "Tunneling and Thermal Emission of Electrons at Room Temperature and Above from a Distribution of Deep Traps in SiO2", Proc. Int'l
Dioxide Films", J. Appl. Phys., 55, (April 1984),3000-3019 EITAN, BOAZ, "NROM: A Novel Localized Trapping, 2-Bit Nonvolatile Memory Cell", IEEE Electron Device Letters, 21(11), (November 2000),543-545 FISCHETTI, M. V., et al., "The effect of gate metal and SiO2 thickness on the generation of donor states at the Si-SiO2 interface", Journal of Applied Physics, vol. 57, no. 2, (January 1985),418-424 FORBES, L., et al., "Thermal Re-Emission of Trapped Hot Electrons in NMOS Transistors", IEEE Trans. on Electron Devices, 38, (Dec. 1991),2712 HANAFI, H., et al., "Fast and Long Retention-Time Nano-Crystal Memory", IEEE Trans. on Electron Devices, 43, (Sept. 1996),1553-1558 HORI, T., et al., "A MOSFET with Si-Implanted Gate-SiO(2) Insulator for Nonvolatile Memory Applications", Int'l Electron Devices Meeting: Technical Digest, San Francisco, CA,(Dec. 1992),469-472 HSU, C., et al., "Observation of Threshold Oxide Electric Field for Trap Generation in Oxide Films on Silicon", J. Appl. Phys., 63, (June 1988),5882-5884 HUNTLEY, D., et al., "Deep Traps in Quartz and Their Use for Optical Dating", Canadian J. Physics, 74, (March/April 1996),81-91 HWANG, N., et al., "Tunneling and Thermal Emission of Electrons at Room Temperature and Above from a Distribution of Deep Traps in SiO2", Proc. Int'l
EITAN, BOAZ, "NROM: A Novel Localized Trapping, 2-Bit Nonvolatile Memory Cell", IEEE Electron Device Letters, 21(11), (November 2000),543-545 FISCHETTI, M. V., et al., "The effect of gate metal and SiO2 thickness on the generation of donor states at the Si-SiO2 interface", Journal of Applied Physics, vol. 57, no. 2, (January 1985),418-424 FORBES, L., et al., "Thermal Re-Emission of Trapped Hot Electrons in NMOS Transistors", IEEE Trans. on Electron Devices, 38, (Dec. 1991),2712 HANAFI, H., et al., "Fast and Long Retention-Time Nano-Crystal Memory", IEEE Trans. on Electron Devices, 43, (Sept. 1996),1553-1558 HORI, T., et al., "A MOSFET with Si-Implanted Gate-SiO(2) Insulator for Nonvolatile Memory Applications", Int'l Electron Devices Meeting: Technical Digest, San Francisco, CA,(Dec. 1992),469-472 HSU, C., et al., "Observation of Threshold Oxide Electric Field for Trap Generation in Oxide Films on Silicon", J. Appl. Phys., 63, (June 1988),5882-5884 HUNTLEY, D., et al., "Deep Traps in Quartz and Their Use for Optical Dating", Canadian J. Physics, 74, (March/April 1996),81-91 HWANG, N., et al., "Tunneling and Thermal Emission of Electrons at Room Temperature and Above from a Distribution of Deep Traps in SiO2", Proc. Int'l
Cell", IEEE Electron Device Letters, 21(11), (November 2000),543-545 FISCHETTI, M. V., et al., "The effect of gate metal and SiO2 thickness on the generation of donor states at the Si-SiO2 interface", Journal of Applied Physics, vol. 57, no. 2, (January 1985),418-424 FORBES, L., et al., "Thermal Re-Emission of Trapped Hot Electrons in NMOS Transistors", IEEE Trans. on Electron Devices, 38, (Dec. 1991),2712 HANAFI, H., et al., "Fast and Long Retention-Time Nano-Crystal Memory", IEEE Trans. on Electron Devices, 43, (Sept. 1996),1553-1558 HORI, T., et al., "A MOSFET with Si-Implanted Gate-SiO(2) Insulator for Nonvolatile Memory Applications", Int'l Electron Devices Meeting: Technical Digest, San Francisco, CA, (Dec. 1992),469-472 HSU, C., et al., "Observation of Threshold Oxide Electric Field for Trap Generation in Oxide Films on Silicon", J. Appl. Phys., 63, (June 1988),5882-5884 HUNTLEY, D., et al., "Deep Traps in Quartz and Their Use for Optical Dating", Canadian J. Physics, 74, (March/April 1996),81-91 HWANG, N., et al., "Tunneling and Thermal Emission of Electrons at Room Temperature and Above from a Distribution of Deep Traps in SiO2", Proc. Int'l
FISCHETTI, M. V., et al., "The effect of gate metal and SiO2 thickness on the generation of donor states at the Si-SiO2 interface", Journal of Applied Physics, vol. 57, no. 2, (January 1985),418-424 FORBES, L., et al., "Thermal Re-Emission of Trapped Hot Electrons in NMOS Transistors", IEEE Trans. on Electron Devices, 38, (Dec. 1991),2712 HANAFI, H., et al., "Fast and Long Retention-Time Nano-Crystal Memory", IEEE Trans. on Electron Devices, 43, (Sept. 1996),1553-1558 HORI, T., et al., "A MOSFET with Si-Implanted Gate-SiO(2) Insulator for Nonvolatile Memory Applications", Int'l Electron Devices Meeting: Technical Digest, San Francisco, CA,(Dec. 1992),469-472 HSU, C., et al., "Observation of Threshold Oxide Electric Field for Trap Generation in Oxide Films on Silicon", J. Appl. Phys., 63, (June 1988),5882-5884 HUNTLEY, D., et al., "Deep Traps in Quartz and Their Use for Optical Dating", Canadian J. Physics, 74, (March/April 1996),81-91 HWANG, N., et al., "Tunneling and Thermal Emission of Electrons at Room Temperature and Above from a Distribution of Deep Traps in SiO2", Proc. Int'l
generation of donor states at the Si-SiO2 interface", <u>Journal of Applied Physics</u> , <u>vol. 57</u> , no. 2, (January 1985),418-424 FORBES, L., et al., "Thermal Re-Emission of Trapped Hot Electrons in NMOS Transistors", <u>IEEE Trans. on Electron Devices</u> , <u>38</u> , (Dec. 1991),2712 HANAFI, H., et al., "Fast and Long Retention-Time Nano-Crystal Memory", <u>IEEE Trans. on Electron Devices</u> , <u>43</u> , (Sept. 1996),1553-1558 HORI, T., et al., "A MOSFET with Si-Implanted Gate-SiO(2) Insulator for Nonvolatile Memory Applications", <u>Int'l Electron Devices Meeting: Technical Digest</u> , San Francisco, CA,(Dec. 1992),469-472 HSU, C., et al., "Observation of Threshold Oxide Electric Field for Trap Generation in Oxide Films on Silicon", <u>J. Appl. Phys.</u> , <u>63</u> , (June 1988),5882-5884 HUNTLEY, D., et al., "Deep Traps in Quartz and Their Use for Optical Dating", <u>Canadian J. Physics</u> , <u>74</u> , (March/April 1996),81-91 HWANG, N., et al., "Tunneling and Thermal Emission of Electrons at Room Temperature and Above from a Distribution of Deep Traps in SiO2", <u>Proc. Int'l</u>
vol. 57, no. 2, (January 1985),418-424 FORBES, L., et al., "Thermal Re-Emission of Trapped Hot Electrons in NMOS Transistors", IEEE Trans. on Electron Devices, 38, (Dec. 1991),2712 HANAFI, H., et al., "Fast and Long Retention-Time Nano-Crystal Memory", IEEE Trans. on Electron Devices, 43, (Sept. 1996),1553-1558 HORI, T., et al., "A MOSFET with Si-Implanted Gate-SiO(2) Insulator for Nonvolatile Memory Applications", Int'l Electron Devices Meeting: Technical Digest, San Francisco, CA,(Dec. 1992),469-472 HSU, C., et al., "Observation of Threshold Oxide Electric Field for Trap Generation in Oxide Films on Silicon", J. Appl. Phys., 63, (June 1988),5882-5884 HUNTLEY, D., et al., "Deep Traps in Quartz and Their Use for Optical Dating", Canadian J. Physics, 74, (March/April 1996),81-91 HWANG, N., et al., "Tunneling and Thermal Emission of Electrons at Room Temperature and Above from a Distribution of Deep Traps in SiO2", Proc. Int'l
FORBES, L., et al., "Thermal Re-Emission of Trapped Hot Electrons in NMOS Transistors", IEEE Trans. on Electron Devices, 38, (Dec. 1991),2712 HANAFI, H., et al., "Fast and Long Retention-Time Nano-Crystal Memory", IEEE Trans. on Electron Devices, 43, (Sept. 1996),1553-1558 HORI, T., et al., "A MOSFET with Si-Implanted Gate-SiO(2) Insulator for Nonvolatile Memory Applications", Int'l Electron Devices Meeting: Technical Digest, San Francisco, CA,(Dec. 1992),469-472 HSU, C., et al., "Observation of Threshold Oxide Electric Field for Trap Generation in Oxide Films on Silicon", J. Appl. Phys., 63, (June 1988),5882-5884 HUNTLEY, D., et al., "Deep Traps in Quartz and Their Use for Optical Dating", Canadian J. Physics, 74, (March/April 1996),81-91 HWANG, N., et al., "Tunneling and Thermal Emission of Electrons at Room Temperature and Above from a Distribution of Deep Traps in SiO2", Proc. Int'l
Transistors", IEEE Trans. on Electron Devices, 38, (Dec. 1991),2712 HANAFI, H., et al., "Fast and Long Retention-Time Nano-Crystal Memory", IEEE Trans. on Electron Devices, 43, (Sept. 1996),1553-1558 HORI, T., et al., "A MOSFET with Si-Implanted Gate-SiO(2) Insulator for Nonvolatile Memory Applications", Int'l Electron Devices Meeting: Technical Digest, San Francisco, CA,(Dec. 1992),469-472 HSU, C., et al., "Observation of Threshold Oxide Electric Field for Trap Generation in Oxide Films on Silicon", J. Appl. Phys., 63, (June 1988),5882-5884 HUNTLEY, D., et al., "Deep Traps in Quartz and Their Use for Optical Dating", Canadian J. Physics, 74, (March/April 1996),81-91 HWANG, N., et al., "Tunneling and Thermal Emission of Electrons at Room Temperature and Above from a Distribution of Deep Traps in SiO2", Proc. Int'l
HANAFI, H., et al., "Fast and Long Retention-Time Nano-Crystal Memory", IEEE Trans. on Electron Devices, 43, (Sept. 1996),1553-1558 HORI, T., et al., "A MOSFET with Si-Implanted Gate-SiO(2) Insulator for Nonvolatile Memory Applications", Int'l Electron Devices Meeting: Technical Digest, San Francisco, CA,(Dec. 1992),469-472 HSU, C., et al., "Observation of Threshold Oxide Electric Field for Trap Generation in Oxide Films on Silicon", J. Appl. Phys., 63, (June 1988),5882-5884 HUNTLEY, D., et al., "Deep Traps in Quartz and Their Use for Optical Dating", Canadian J. Physics, 74, (March/April 1996),81-91 HWANG, N., et al., "Tunneling and Thermal Emission of Electrons at Room Temperature and Above from a Distribution of Deep Traps in SiO2", Proc. Int'l
IEEE Trans. on Electron Devices, 43, (Sept. 1996),1553-1558 HORI, T., et al., "A MOSFET with Si-Implanted Gate-SiO(2) Insulator for Nonvolatile Memory Applications", Int'l Electron Devices Meeting: Technical Digest, San Francisco, CA,(Dec. 1992),469-472 HSU, C., et al., "Observation of Threshold Oxide Electric Field for Trap Generation in Oxide Films on Silicon", J. Appl. Phys., 63, (June 1988),5882-5884 HUNTLEY, D., et al., "Deep Traps in Quartz and Their Use for Optical Dating", Canadian J. Physics, 74, (March/April 1996),81-91 HWANG, N., et al., "Tunneling and Thermal Emission of Electrons at Room Temperature and Above from a Distribution of Deep Traps in SiO2", Proc. Int'l
HORI, T., et al., "A MOSFET with Si-Implanted Gate-SiO(2) Insulator for Nonvolatile Memory Applications", Int'l Electron Devices Meeting: Technical Digest, San Francisco, CA,(Dec. 1992),469-472 HSU, C., et al., "Observation of Threshold Oxide Electric Field for Trap Generation in Oxide Films on Silicon", J. Appl. Phys., 63, (June 1988),5882-5884 HUNTLEY, D., et al., "Deep Traps in Quartz and Their Use for Optical Dating", Canadian J. Physics, 74, (March/April 1996),81-91 HWANG, N., et al., "Tunneling and Thermal Emission of Electrons at Room Temperature and Above from a Distribution of Deep Traps in SiO2", Proc. Int'l
Nonvolatile Memory Applications", Int'l Electron Devices Meeting: Technical Digest, San Francisco, CA,(Dec. 1992),469-472 HSU, C., et al., "Observation of Threshold Oxide Electric Field for Trap Generation in Oxide Films on Silicon", J. Appl. Phys., 63, (June 1988),5882-5884 HUNTLEY, D., et al., "Deep Traps in Quartz and Their Use for Optical Dating", Canadian J. Physics, 74, (March/April 1996),81-91 HWANG, N., et al., "Tunneling and Thermal Emission of Electrons at Room Temperature and Above from a Distribution of Deep Traps in SiO2", Proc. Int'l
Digest, San Francisco, CA,(Dec. 1992),469-472 HSU, C., et al., "Observation of Threshold Oxide Electric Field for Trap Generation in Oxide Films on Silicon", J. Appl. Phys., 63, (June 1988),5882-5884 HUNTLEY, D., et al., "Deep Traps in Quartz and Their Use for Optical Dating", Canadian J. Physics, 74, (March/April 1996),81-91 HWANG, N., et al., "Tunneling and Thermal Emission of Electrons at Room Temperature and Above from a Distribution of Deep Traps in SiO2", Proc. Int'l
HSU, C., et al., "Observation of Threshold Oxide Electric Field for Trap Generation in Oxide Films on Silicon", J. Appl. Phys., 63, (June 1988),5882-5884 HUNTLEY, D., et al., "Deep Traps in Quartz and Their Use for Optical Dating", Canadian J. Physics, 74, (March/April 1996),81-91 HWANG, N., et al., "Tunneling and Thermal Emission of Electrons at Room Temperature and Above from a Distribution of Deep Traps in SiO2", Proc. Int'l
Generation in Oxide Films on Silicon", J. Appl. Phys., 63, (June 1988),5882-5884 HUNTLEY, D., et al., "Deep Traps in Quartz and Their Use for Optical Dating", Canadian J. Physics, 74, (March/April 1996),81-91 HWANG, N., et al., "Tunneling and Thermal Emission of Electrons at Room Temperature and Above from a Distribution of Deep Traps in SiO2", Proc. Int'l
HUNTLEY, D., et al., "Deep Traps in Quartz and Their Use for Optical Dating", Canadian J. Physics, 74, (March/April 1996),81-91 HWANG, N., et al., "Tunneling and Thermal Emission of Electrons at Room Temperature and Above from a Distribution of Deep Traps in SiO2", Proc. Int'l
Canadian J. Physics, 74, (March/April 1996),81-91 HWANG, N., et al., "Tunneling and Thermal Emission of Electrons at Room Temperature and Above from a Distribution of Deep Traps in SiO2", Proc. Int'l
HWANG, N., et al., "Tunneling and Thermal Emission of Electrons at Room Temperature and Above from a Distribution of Deep Traps in SiO2", Proc. Int'l
Temperature and Above from a Distribution of Deep Traps in SiO2", Proc. Int'l
Elec. Devices and Materials Symp., Taiwan, (Nov. 1992), 559-562
KALNITSKY, A., et al., "Memory Effect and Enhanced Conductivity in Si-
Implanted Thermally Grown SiO(2)", IEEE Trans. on Electron Devices, ED-34.
(Nov. 1987),2372
KALNITSKY, A., et al., "Rechargeable E' Centers in Silicon-Implanted SiO(2)
Films", <u>J. Appl Phys., 67, (June 1990),7359-7367</u>
LEE, M., et al., "Thermal Self-Limiting Effects in the Long-Term AC Stress on N-
Channel LDD MOSFET's", Proc.: 9th Biennial University/Government/Industry
Microelectronics Symp., Melbourne, FL,(June, 1991),93-97
LUSKY, ELI, et al., "Spatial characterization of Channel hot electron injection
Utilizing subthreshold slope of NROM memory device", pp. 1-2
MILLER, A., "Silicon Dioxide", MIT, www.ai.mit.edu/people/tk/tks/silicon-

EXAMINER TWO Nogwey

Substitute Disclosure Statement Form (PTO-1449)

• EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 809. Draw line through citation if not in conformance and not considered, include copy of this form with next communication to applicant. I Applicant's unique citation designation number (optional) 2 Applicant is to place a check mark here if English language Translation is attached.

PTC/SB/08A/10-01)
Approved for use through 19/1/2002, OMB 551-0031
US Paum à Trademark Office: U.S. DEPARTNEMT OF COMMERCE
to persons are required to respond to a collection of information unless it conflains a valid OMB contrat number.

Sheet 3 of 4	Attorney Docket No: 303.588US3			
	Examiner Name	Nguyen, Tuan		
	Group Art Unit	Unknown		
	First Named Inventor	Forbes, Leonard		
(Use as many sheets as necessary)	Filing Date	January 22, 2004		
STATEMENT BY APPLICANT	Application Number	10/763136		
Substitute for form 1449A/PTO INFORMATION DISCLOSURE	Complete if Known			
Under the Paperwork Reduction Act of 1996, no persons are required to respond to a collection of information unless it comiting a				

	OTHE	R DOCUMENTS NON PATENT LITERATURE DOCUMENTS	
Examiner Initials*	Cite No 1	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published.	T
10,		dioxide.html,	
		NING, T. H., "Capture cross section and trap concentration of holes in silicon	1
		dioxide", Journal of Applied Physics, vol. 47, no. 3, (March 1976),1079-1081	
		NING, T. H., et al., "Completely electrically reprogrammable nonvolatile memory	
1 1 1		device using conventional p-channel MOSFET", IBM Technical Disclosure	
111		Bulletin, vol. 20, no. 5, (October 1977),2016	
		NING, T. H., et al., "Erasable nonvolatile memory device using hole trapping in	ļ
1 1		SiO2", IBM Technical Disclosure Bulletin, vol. 18, no. 8, (January 1976),2740-	
		2742	
		ROIZIN, YAKOV, et al., ""Dummy" GOX for Optimization of microFLASH]
		Technology", 2 pages	
		ROIZIN, YAKOV, et al., "Activation Energy of Traps in the ONO Stack of	
		microFLASH Memory Cells", 2 pages	
		SAMANTA, PIYAS, et al., "Coupled charge trapping dynamics in thin SiO2 gate	
		oxide under Fowler-Nordheim stress at low electron fluence", Journal of Applied	
		Physics, vol. 83, no. 5, (March 1998),2662-2669	l
		TAKEUCHI, K., et al., "A Double-Level-V Select Gate Array Architecture for	
		Multilevel NANAD Flash Memories", IEEE Journal of Solid-State Circuits, 31,	:
1 1 1		(April 1996),602-609	
		THOMAS, J. H., et al., "Electron Trapping Levels in Silicon Dioxide Thermally	1
		Grown on Silicon", J. Physics and Chemistry of Solids, Vol. 33, (1972),2197-	1
		2216	ļ
1 1		THOMPSON, S., et al., "Positive Charge Generation in SiO(2) by Electron-	1
1 1		Impact Emission of Trapped Electrons", J. Appl. Phys., 72, (Nov. 1992),4683-	
		4695	
		THOMPSON, S., et al., "Tunneling and Thermal Emission of Electrons from a	
		Distribution of Shallow Traps in SiO(2)", Appl. Phys. Lett., 58, (March	
L		1991),1262-1264	ļ
] [TIWARI, SANDIP, "Volatile and Non-Volatile Memories in Silicon with Nano-	
1 1		Crystal Storage", Int'l Electron Devices Meeting: Technical Digest, Washington,	
		DC,(Dec. 1995),521-524	
[TYSON, J., "How Flash Memory Works", wwwhowstuffworks.com/flash-	
L		memory.htm. (1998-2000),	ļ
		VUILLAUME, D., et al., "Charging and Discharging Properties of Electron Traps	
		Created by Hot-Carrier Injections in Gate Oxide of N-Channel Metal Oxide	
		Semiconductor Field Effect Transistor", <u>J. Appl. Phys., 73,</u> (March 1993),2559-	
		2563	<u> </u>
		WOLF, S, "Ion Implantation for VLSI", Silicon Processing for the VLSI Era, Vol.	
		1. (1990),280	
$ \mathcal{L}_{\lambda, \ell} $		WOLF, S., "MOS devices and NMOS process integration", In: Silicon	
[JUN	L	Processing for the VLSI Era, Vol. 2, Lattice Press, Sunset Beach, CA,(1990),p.	<u> </u>

EXAMINER	Tuan	T.	Namyen	DATE CONSIDERED	51	12/0	4
	7 - 0 - (L_{-}

Substitute for form 1449A/PTO	Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control number. Complete if Known			
INFORMATION DISCLOSURE STATEMENT BY APPLICANT	Application Number	10/763136		
(Use as many sheets as necessary)	Filing Date	January 22, 2004		
	First Named Invent r	Forbes, Leonard		
·	Group Art Unit	Unknown		
	Examiner Name	Nguyen, Tuan		
Sheet 4 of 4	Attorney Docket No: 303.588US3			

	OTHE	R DOCUMENTS NON PATENT LITERATURE DOCUMENTS	
Examiner Initials*	Cite No 1	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-Issue number(s), publisher, city and/or country where published.	T²
D.		319	
		WOLF, S., "Thermal oxidation of single crystal oxidation", In: Silicon Processing for the VLSI Era, Vol. 1, Lattice Press, Sunset Beach, CA,(1990),p. 227	
pour		YOUNG, D., et al., "Characterization of Electron Traps in Aluminum-Implanted SiO(2)", IBM J. Research and Development, 22, (May 1978),285-288	

EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 800, Draw line through citation if not in conformance and not considered, include copy of this form with next communication to applicant, 1 Applicant's unique citation designation number (optional) 1 Applicant is to place a check mark here if English language Translation is stached

PTO/SB/08A(10-01)
Approved for use through 10/31/2002, ONB 651-0031
US Patent & Frademan Otto: US, DEPARTMENT OF COMMERCE
on of information unless is outsians a valid CNB owner.

	Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OME control number			
Substitute for form 1449A/PTO	Complete if Known			
INFORMATION DISCLOSURE STATEMENT BY APPLICANT	Applicati n Number	Unknown		
(Use as many sheets as necessary)	Filing Dat	Even Date Herewith		
	First Named Inventor	Forbes, Leonard		
	Group Art Unit	Unknown		
	Examiner Name	Unknown		
Sheet 1 of 1	Attorney Docket No: 303.588US3			
(O11001 1 O1 1				

US PATENT DOCUMENTS						
Examiner Initial *	USP Document Number	Publication Date	Name of Patentee or Applicant of cited Document	Class	Subclass	Filing Date If Appropriate
m	US-3,992,701	11/16/1976	Abbas, S. A., et al.	340	173 R	04/10/1975
7	US-4,051,354	09/27/1977	Choate, W. C.	235	312	07/03/1975
	US-4,761,768	08/02/1988	Turner, J. E., et al.	365	201	03/04/1985
	US-4,766,569	08/23/1988	Turner, J. E., et al.	365	185	06/05/1986
	US-5,172,204	12/15/1992	Hartstein, A. M.	307	201	03/27/1991
	US-5,324,681	06/28/1994	Lowrey, T. A., et al.	437	52	02/22/1993
	US-5,327,380	07/05/1994	Kersh III, D. V., et al.	365	195	02/08/1991
	US-5,414,658	05/09/1995	Challa, Nagesh	365	185	05/17/1994
	US-5,763,912	06/09/1998	Parat, K. K., et al.	257	315	09/25/1995
	US-5,764,096	06/09/1998	Lipp, R. J., et al.	327	434	11/21/1996
	US-5,828,099	10/27/1998	Van Dort, , et al.	257	314	09/22/1997
	US-5,851,893	12/22/1998	Gardner, M. I., et al.	438	305	07/18/1997
	US-5,867,425	02/02/1999	Wong, Ting-wah	365	185.08	04/11/1997
	US-5,978,273	11/02/1999	Shigemura, Toshiyuki	365	185.29	03/30/1998
	US-6,180,957	01/30/2001	Miyasaka, M., et al.	257	57	04/08/1997
	US-6,243,298	06/05/2001	Lee, H-L., et al.	365	185.28	02/14/2000
1	US-6,272,042	08/07/2001	Kato, M., et al.	365	185.11	08/01/2000
	US-6,452,835	09/17/2002	Diorio, C.J., et al.	365	185.03	10/27/2000
	US-6,456,535	09/24/2002	Forbes, L., et al.	365	185.28	06/15/2001
101	US-6,510,086	01/21/2003	Kato, M., et al.	365	185.29	10/31/2001

-		FOREIGN PATEN	T DOCUMENTS			
Examiner Initjals*	Foreign Document No	Publication Date	Name of Patentee or Applicant of cited Document	Class	Subclass	T²
1/24	JP-06-283713	10/07/1994	Mogami, T.	H01L	29/784	
- 109 -	10. 00 200. 10	1 10,0771001	Timogam, T.	1.0.2	20//01	ـــــ

	OTHE	R DOCUMENTS NON PATENT LITERATURE DOCUMENTS	
Examiner Initials*	Cite Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the No 1 (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(publisher, city and/or country where published.		T ²
Du		ABBAS, S. A., et al., "N-Channel Igfet Design Limitations Due to Hot Electron Trapping", <u>Technical Digest, International Electron Devices Meeting.</u> Washington, DC,(December 1975),35-38	
Du		FORBES, L., et al., "Field Induced Re-Emission of Electrons Trapped in SiO", IEEE Transactions on Electron Devices, ED-26 (11), Briefs, (November 1979), 1816-1818	
Bu		HWANG, N., et al., "Tunneling and Thermal Emission of Electrons from a Distribution of Deep Traps in SiO", <u>IEEE Transactions on Electron Devices</u> , 40(6), (June 1993),1100-1103	

EXAMINER	Tuan	Nguyey	DATE CONSIDERED	5/2/04	